

(S7) Abstract

(54) Title: PLASMA IMPLANTATION PROCESS AND EQUIPMENT

(51) International Patent Classification 5:	(11) International Publication Number:	(43) International Publication Date:	C23C 14/48
WO 93/18201	AI	16 September 1993 (16.09.93)	
(21) International Application Number:	PC/T/US93/01788	(22) International Filing Date:	1 March 1993 (01.03.93)
(74) Agent: BERKOWITZ, Edward, H.; Varian Associates, Inc., 3100 Hansens Way, E-339, Palo Alto, CA 94304-11030 (US).	(81) Designated States: JP, KP, European patent (AT, BE, CH, DE, DK, ES, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).	(30) Priority date:	07/844,353
(77) Applicants: VARJAN ASSOCIATES, INC., 1817 Jasper Avenue, Los Angeles, CA 94204 (US), COOPERS Charles, Burleigh, III ; 466 Summit Drive, Redwood City, CA 94062 (US), SHENG, Terry, Terry ; 1126 Little Oak Circle, San Jose, CA 95129 (US), ROSENBLUM, Stephen, S. ; 212 Santa Rita Avenue, Palo Alto, CA 94301 (US).	(72) Inventors: FELCH, Susan, B. ; 1817 Jasper Avenue, Los Angeles, CA 94204 (US), COOPERS Charles, Burleigh, III ; 466 Summit Drive, Redwood City, CA 94062 (US), SHENG, Terry, Terry ; 1126 Little Oak Circle, San Jose, CA 95129 (US), ROSENBLUM, Stephen, S. ; 212 Santa Rita Avenue, Palo Alto, CA 94301 (US).	(71) Applicant: VARJAN ASSOCIATES, INC., 1817 Jasper Avenue, Los Angeles, CA 94204 (US).	(70) Hauseen Way, Palo Alto, CA 94304 (US).
(84) Filed: 2 March 1992 (02.03.92) US	With international search report.	(72) Inventors: FELCH, Susan, B. ; 1817 Jasper Avenue, Los Angeles, CA 94204 (US), COOPERS Charles, Burleigh, III ; 466 Summit Drive, Redwood City, CA 94062 (US), SHENG, Terry, Terry ; 1126 Little Oak Circle, San Jose, CA 95129 (US), ROSENBLUM, Stephen, S. ; 212 Santa Rita Avenue, Palo Alto, CA 94301 (US).	

(51) International Patent Classification 5 :		A1	C23C 14/48
(11) International Publication Number:		WO 93/18201	(43) International Publication Date: 16 September 1993 (16.09.93)

INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

PCT

WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau

1

(۴۳)

1 (8)



Codes used to identify States Party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

FOR THE PURPOSES OF INFORMATION ONLY

process worked well for most early so called discrete transistors. Containing dopant which was diffused into the semiconductor. This temperature diffusion furnace into which has been added gas simultaneously placing a plurality of semiconductor wafers in a high typically been called "doping". Early doping was accomplished by very little energy expenditure. This process of adding an impurity has the unbound electron or hole can move around in the structure with or valence band so as to result in a chemically bonded structure where semiconductor atom having a different number of electrons in its outer usually the impurity selected is an atom of the same size as the will provide a tremendous increase in the number of current carriers. its crystal lattice. Even an extremely small amount of such impurities small amount of certain types of impurity are needed to be added into but the material is not useful as an electronic device in that form. A conductivity of a pure semiconductor is called the intrinsic conductivity, become conductors if they acquire sufficient energy to break free. The none of the carriers of electricity are mobile. Some electrons can such that the material is a very poor conductor of electricity because crystalline structure in which each atom is tightly bound to its neighbor electronic devices. Semiconductor materials, such as silicon, have a materials called semiconductor are the basis of most of modern

35

30

25

20

15

10

5

Background of the Invention

This invention relates to the field of semiconductor processing and particularly to the field of doping of semiconductors by ion implantation.

Field of the Invention

PLASMA IMPLANTATION PROCESS AND EQUIPMENT

30 but with the simplicity of PI. The object of our invention is to provide an improved implantation apparatus with the uniformity of scanning implantation

820. This system locates the target within the plasma in the center of the plasma chamber and away from the chamber walls. The plasma immersion ion implantation for ULSI Processing, Nuclear Instruments and Methods in Physics Research, 1355 (1991), pp. 811-820. Prior PI³ work is described by N.W. Cheung, "Plasma Immersion Ion Implantation for ULSI Processing", Nuclear Instruments and Methods in Physics Research, 1355 (1991), pp. 811-820. This system locates the target within the plasma in the center of the plasma chamber and away from the chamber walls.

20 without any scanning. A method known as Plasma Immersion Ion Implantation (PI³) is being considered for this application. Using PI³ apparatus, a high ion density (10¹⁰ - 10¹¹ cm⁻³) plasma is able to be generated. A substrate near the plasma is negatively biased causing positive ions to be accelerated towards the substrate and implanted therein. The dose rate can be high, i.e., 10¹⁶ cm⁻² s⁻¹, and large samples can be implanted quickly

15 and production rate (wafer throughput) for the processing apparatus. A method known as Plasma Immersion Ion Implantation (PI³) is being considered for this application where the requirement is for high dose (10KV) is required, especially where the requirement is for high dose certain limitations in application where a low energy beam (under 10KV) is used. It has become recognized that the standard ion implantation has evolved, it has become recognized that the standard ion implantation has become important to gain much more precise control over the spatial distribution and concentration of impurities added to the semiconductor than was possible employing the diffusion process. At this stage, a device known as an ion implantation became the usual tool for adding the necessary impurity to the crystal. These implanters are complex large devices capable of very precise control of a dopant ion beam which beam was typically scanned to uniformly cover devices are complex large devices capable of very precise control of a dopant ion beam which beam was typically scanned to uniformly cover the entire wafer surface.

30

Detailed Description of the Invention

and electrode configurations. FIG. 4A, 4B and 4C are alternate embodiments of workpiece FIG. 3B is section BB side view of FIG 3A exhaust manifold. FIG. 3A is a bottom view of our impactor showing the symmetry of the vacuum ports. FIG. 2 is a cross section of an embodiment of our invention. FIG. 1 is a schematic representation of a cross section of a portion of our inventive impactor.

25

20

Description of Drawing

electrode, so that secondary plasma formation is eliminated. placed close to and distributed around the sides of the target. Also provided is a ground shielding which is symmetrically placed completely around the target to facilitate symmetrical removal of reaction products and neutral species during implantation. also permits a symmetrical plurality of vacuum pumping ports to be pulse width high voltage is applied to the plasma. This configuration is opposed to being immersed in the plasma, and a unipolar, variable workpiece is to be mounted is placed on the downstream chamber wall accomplish this goal, the target electrode upon which the substrate electrode so that a large cross section ion beam is available. To pulsed uniform electric field over one surface of a large area target The present invention provides a configuration which applies a

15

10

Summary of the Invention

better uniformity and control of implant. with shallow junction capability, having high throughput, as well as A further object is to provide simple implantation apparatus

5

When a high voltage pulse, i.e. -3kV, is provided to electrode 13 from generator 36, the electrons 54 in the charged gas in the close vicinity of the electrode 13 are repelled first, because they are lighter. This leaves a positively charged sheath of ions in the immediate vicinity of the target electrode 13. This sheath extends to a distance of 1 to 3 cm above the target electrode 13. The positive ions in this vicinity 53 are accelerated by the large area negative potential of the region 53 are accelerated by the large area negative potential of the target along the straight field lines perpendicular to the planar face of

species.

controllable introducing gases into the inlet 29 near the top of the plasma source, the charged and the neutral species flow from the source 2 into process chamber 1 toward the highly conductive target electrode 13. As this flow moves toward the target 13, some flow divides and moves along equal conductance paths toward the 21a in the bottom wall of the process chamber 1. The flow rate is adjusted so that some of these flowing gases flow around and toward the exhaust ports and provide a steady state reflushing of the dopant

considerably electrically neutral since it consists of approximately equal numbers of electrons and positively charged species. Only a small percentage of the atoms in the plasma are ionized at any given instant. This plasma has a plasma potential of approximately +20 volts. Under the influence of the pressure differential from vacuum pumping of ports 20, 21, 20a and 21a, and the pressure from mass flow

device during operation. In the region depicted by the dashed line 50, at low pressures, electrons are induced to undergo electron cyclotron resonance (ECR) which creates a plasma in the ion source region 11. ECR will be more fully described subsequently. The plasma is

With reference to FIG. 1, the operation of our ion implantation apparatus is explained schematically. We cause a plasma S_0 generated in region 2 to flow into chamber 1 where the semiconductor wafer 12 is treated. There are several different plasma regions within our

08

25

02

51

81

5

source 31. When BF_3 is the source gas, sputtering of contaminants introduce the dopant through mass flow controller 30 from a gas four symmetrical dopant species gas inlet lines 29 (only 2 shown) which it could be part of the alumina chamber liner 10, as shown. There are of quartz window 9, an alumina layer 9 could be coated on disk 8 or plasma source through RF window quartz disk 8. To prevent etching an RF tuner 6 such as a stub tuner. The microwaves enter into the 5 is coupled to the ECR plasma source 2 via waveguide 7 containing described with reference to FIG. 2. A standard microwave generator The preferred embodiment of our invention is more fully

inches. inches. In our configuration, the gap 32 is on the order of 0.125 employed. In our configuration, the gap 32 is on the order of 0.125 order of the mean free path for the ion involved at the pressure distance is related to the chamber pressure and should be less than the accelerating voltage pulse is supplied to the target 13. This gap cannot be trapped in the gaps to sustain a plasma when the below 6KV DC. Also, the gap 32 must be narrow enough so that ions avoid field emission and spurious arcing. Our embodiment will not arc corners of the target 13 and shield 22 near the mouth of the gap 32 to space and so that the region is cleanable. It is preferable to round the This gap 32 must be large enough so that an arc is not struck in this wall of the target electrode 13 and the cylindrical ground shield 22. Very high voltage gradients exist in the gap 32 between the side components and the reaction products.

vicinity of the target electrode for uniform distribution of plasma order to have a uniform and symmetrical pressure gradient in the bottom views, FIGS. 3A and 3B, to a centrally located manifold 37 in All of the exhaust ports are preferably connected as shown in the wafers and the electrode 13, the positive ions impact and implant into the wafers.

the electrode 13. Since the workpiece wafer 12 is situated between the gases and the electrode 13, the positive ions impact and implant into

30

25

20

15

10

5

WO 93/18201 PCT/US93/01788

from the stainless steel walls of the plasma chamber may occur which will introduce contaminated ions into the implant. Magnetic coils 3 and 4 are shown surrounding the plasma source 2 and provide the uniform strong axial fixed magnetic field necessary to sustain electron cyclotron resonance in the chamber 2. An electron in motion in a magnetic field is acted upon by the field to produce force on the electron at right angles to the direction of motion of the electron. As a result, an electron entering a fixed magnetic field will follow a curved path. The radius of curvature is an inverse function of the intensity of the magnetic field. The frequency of electron rotation, w , is expressed as $w = 2.8 \times 10^6 B$ cycles/sec where B is in field of 875 gauss and the corresponding cyclotron frequency of 2.45 GHz. We have designed our ECR plasma generator to employ a magnetic field of 875 gauss. This is known as the electron cyclotron resonance frequency. This is known as the electron cyclotron resonance frequency of the rotation, w , is expressed as $w = 2.8 \times 10^6 B$ cycles/sec where B is in made from any material which does not contain elements which should not be co-implanted. The liner material could be made of a material which could be co-implanted. Examples of sacrificial materials include the plasma species, but does not contribute undesirable impurities the plasma species (i.e., graphite, diamond) or poly-crystalline silicon. The plasma carbon (i.e., graphite, diamond) or poly-crystalline silicon. The plasma source chamber could be coated with films of liner materials which could be applied by plasma spraying, CVD, sputtering or evaporation. Alternatively, the plasma source chamber walls could be protected by a separate piece of material composed entirely of or coated with the desired liner material.

Magnet 19 is a coil which may be used to assist in canceling the plasma ion density uniformity at electrode/wafer interface. Chamber 1 is an axially symmetrical structure with the target electrode 13 mounted to the wall of the chamber opposite from the mouth of plasma source 2. A wafer load lock 26 having its own vacuum pump valve 27 permits the loading and unloading of the chamber by a transfer arm (not shown) without requirement for pumping down from atmosphere each time a new wafer is introduced in the chamber. It is believed that our system will be able to treat 30 six-inch wafers per hour when fully automated for doping time per wafer of 1 minute. During wafer doping only the four ports 20, 21, 20a and 21a are pumped. At other times the chamber can be pumped through high conductance side port 38 at greater speed to provide a lower base pressure. During loading of a wafer the pressure is below 1×10^{-6} torr in the chamber. We find that this helps eliminate deposition on the wafer and contamination of contaminating elements.

The target electrode 13 is electrically isolated from the chamber walls by a dielectric ring vacuum seal 23 and mechanically clamped (not shown) to the chamber wall. The ground shield wall 22 surrounds the target resistics secondary plasma formed in the gap 32. Accordingly, our wafer temperatures are typically able to be maintained below 60°C without any active cooling of the target electrode. This low temperature operation is a feature of our invention since final implantation junction depth is very much a function of the processing temperatures. Additionally, it is frequently required to implant through photoresist layers or photoresist masks. Temperatures must be below 100°C to avoid degradation of these layers. We have discovered that we can routinely make devices having final junction depths less than 100nm after rapid thermal processing at 1050°C activation of 10 seconds.

30

25

20

15

10

5

generation, helicon or hollow cathode sources could also be employed, density, low plasma potential such as inductively coupled plasma technique. Other types of remote plasma generation providing high We have elected to use ECR as the plasma generating pumped out.

30

source region to the wafer and passes around the wafer as it is being during implantation so long as the gas flows in a straight line from the finished product is independent of the gravity orientation of the wafer or sideways with respect to gravity. We believe that the quality of the Our chambers can be oriented with the wafer facing up, down,

25

from DC to 10,000 Hz. SCCM gassing pressures of 0.3-2.0 mtor and the microwave power varied from 550 to 1400 W. Pulse voltages can be varied from 1-30 μ seconds at voltages from 1-5KV. Pulse repetition rate can be varied of conditions. The flow rate of BF₃ gas can be varied between 4 to 50 Viable implantation can be carried out over the following range

20

resistance on a 150mm diameter silicon wafer is less than 3%.

15

appoximately 200 u/sq. The 1-sigma uniformity of this sheet layer after a rapid thermal anneal step. Our sheet resistance is 1.2%. This set of parameters results in a 90nm junction depth p-type processing time of 60 seconds. This corresponds to a duty cycle of power of 800 watts, a pulse voltage of negative 3.5 KV with a pulse is a chamber pressure during implantation of 1.0 mtor, a microwave time, we have discovered that the optimum process conditions for BF₃ also provides the ability to adjust the DC bias of the wafer. At this this purpose is standard, such as Velenex Model 350 generator which both the amplitude and pulse duty cycle, we can influence the energy pulse generator 16 having a variable duty cycle control. By controlling connected to our electrode 13 via conductor 14 is high voltage

10

5

wafer clamp would be required.

30 temperature controlled electrode. In this configuration, a positive be achieved with backside gas coupling between the wafer and a temperature control of the wafer for certain applications. This could techniques. However, it may be desirable to employ active invention than in comparison to raster scanning implantation problem because of the lower implantation energy employed in our very smooth. The temperature of the wafer 12 is not normally a heat transfer across wafer 40, its surfaces top and bottom should be surface of the wafer 40 or by use of a vacuum chuck. To improve the electrode. The wafer 12 may simply be held by gravity on the top to minimize contamination from direct ion bombardment of the target preferably be a silicon wafer of larger diameter than wafer 12 in order If wafer 12 is a silicon wafer, then the passivation layer 40 would planar surface area 43 than the front surface area of the wafer 44. this embodiment, the target electrode 13c has a very much larger direct ion bombardment.

25 Another target electrode configuration is shown in FIG. 4C. In configuration also avoids contamination by shielding the electrode from considerably smaller than the diameter of the wafer 12a. This configuration where the target electrode 13b has a diameter which is illustrates our preferred target electrode embodiment which is a of the target 13a which is directly bombarded by ions. FIG. 4B overlying target 12. Obviously this configuration will reduce the extreme electrode 13a so that its periphery exactly matches the periphery of the With reference to FIG. 4A, we show a shortening of the target improve or overcome this difficulty.

10 FIG. 4A, 4B and 4C show other configurations of the target 13 which bombardment of the wafer being implanted. The embodiments of contamination of the wafer 12 could be responsible for the introduction periphery 39 of the wafer 12 in the region of the bombardment of the alumina target electrode 13 in the region that ion

It is understood that the present invention is not limited to the particular embodiments set forth herein but embraces all such modified forms which come within the scope of the following claims.

a waveguide through an RF window, said cylindrical resonance
cylindrical resonance chamber coupled to said microwave generator by
source is an ECR plasma source including a microwave generator, a
3. In the ion implanter of claim 2, wherein said plasma ion

30

in said workpiece processing chamber.
25
electrode side walls which is less than the mean free path of the ions
wherein said cylindrical metallic shield is at a distance from said target
substantially surrounding the said sides of said target electrode
workpiece processing chamber having a cylindrical metallic shield
workpiece processing chamber by the same electrical resistance, said
wall of said right circular cylinder are electrically isolated from said
electrode is a right circular cylinder and wherein all points on the side
2. In the ion implanter of claim 1 wherein the said target

20

and a pulse width W , where the duty cycle W/R is selectable.
15
high voltage unipolar pulse generator having a oscillator period R
said ion accelerating voltage source being a variable duty cycle

15

racking into said workpiece processing chamber, and
isolated theretom, said target electrode having a planar front surface
target electrode directly and fixedly mounted thereto and electrically
processing chamber, said workpiece processing chamber having said
said plasma ion source being mounted to said workpiece
a workpiece processing chamber;
said target being a target electrode;

10

COMPRISING:
5
an ion accelerating voltage source connected to a target to cause ions
to move, in operation, towards said target, THE IMPROVEMENT
in an ion implanter including a plasma ion source and

1. In an ion implanter including a plasma ion source and

We Claim:

simultaneously draw a large cross section beam of ions from said
(b) ion accelerating means in said processing region to

30

regions;

to generate said plasma and means to flow said plasma to a processing
(a) downstream plasma generating means including a chamber

comprising;

25

12. Ion implantation apparatus for treating a wafer

in the said processing chamber near said electrode target.
in operation, an isopressure region on the order of 1 micron
diameter, in operation, an isopressure region on the order of 1 micron
symmetrically spaced from and around said electrode target to
chamber includes a plurality of vacuum ports substantially equally and
11. The apparatus of claim 6 wherein said processing

20

material of said wafer to be processed.
semiconductor material is selected from the same semiconductor
10. The apparatus of claim 9 wherein said passivating layer

15

target electrode.
cylindrical shield to preclude bombardment of said side walls of said
diameter is large enough to also overlap said process chamber
9. The apparatus of claim 8 wherein said passivating layer

10

minimize bombardment of said target electrode surface by ions.
larger than the entire said top surface area of said target electrode to
of material is a semiconductor wafer having a diameter equal to or
8. The apparatus of claim 7 wherein said passivating layer

5

target electrode for supporting said wafer to be treated.
is passivated by placing a passivating layer of material on top of said
7. The apparatus of claim 6 wherein said target electrode

WO 93/18201

PCT/US93/01788

5. **Flowing plasma, said large cross section being on the order of 100 mm or larger including;**
a target electrode, said target electrode having a large area that surface for supporting said wafer workpiece placed at a distance removed from said plasma generating chamber, said target electrode being located adjacent said flowing plasma; and

10. **High voltage pulse generating means connected to said target electrode, and means to apply said high voltage pulses to said target electrode to cause said large cross section beam to impact a workpiece wafer substantially perpendicular to the surface of the wafer across the entire front surface of said wafer.**

13. **The ion implantation apparatus of claim 12 wherein said high voltage pulse generating means includes means for selecting the duty cycle of said high voltage pulses.**

14. **The ion implantation apparatus of claim 13 wherein said target electrode is passivated.**

15. **The ion implantation apparatus of claim 12 wherein said high voltage pulse generating means includes means for selecting the duty cycle of said high voltage pulses.**

15. **15. The ion implantation apparatus of claim 14 wherein said passivated target electrode comprises said wafer material having an area equal to or larger than said wafer material having an area placed above and in contact with said large area front surface of said target electrode.**

20. **15. The ion implantation apparatus of claim 14 wherein said passivated target electrode comprises said wafer material having an area equal to or larger than said wafer material having an area placed above and in contact with said large area front surface of said target electrode.**

25. **16. A method for implanting ions into a semiconductor wafer comprising;**
placing said wafer on a large area planar surface target, said target being made from a highly conductive material, said target being in a nearly region, an ionized plasma containing a dopant ion, at pressures near 1 mtorr;


17. The method of claim 14 wherein the step of applying said sequence of high voltage pulses includes selecting the duty cycle of said pulses to control the energy distribution of ions.


10





applying a sequence of high voltage pulses to said target; and removing from said target implanting into said wafer only on the surface of said wafer created by said planar surface target toward said target and to be accelerated along unidirectional electric field lines to cause said dopant ions to be drawn from said flowing plasma and following said ionized plasma uniformly toward and around said target; and

5

locating said target outside of said ion forming region and following said ionized plasma uniformly toward and around said target; and







C (Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT		
Category*	Classification of document, with indication, where appropriate, of the relevant passage	Relevant to claim No.
Y	US, A, 4,384,918 (Abe) 24 May 1983, see figures 1-4.	6-11 and 14-15
Y	US, A, 4,897,171 (Ohmi) 30 January 1990, see figure 1.	6-11 and 14-15